+91-9017676007 - 9729543645



There is a rising demand for chip driven products in consumer electronics, medical electronics, communication,
aero-space, computers etc.
More and more chip designing companies have set up their units in India eying on the Indian talents; besides many
of the Indian Major IT companies have forayed in Application Specific Integrated Circuit (ASIC) design in a big way.
With the design & manufacturing market (both domestic & international) expanding rapidly, there is an enhanced
demand of trained professionals who will boost the technical work force in the VLSI domain.


This Training introduces students to VHDL language, and its use in logic design. By the end of the course, students
will be able to understand the basic parts of VHDL model, and its usage, build complete logic structures that can be
synthesized into programmable logic device hardware.


VHDL Overview and Concepts

Levels of Abstraction
Entity, Architecture
Data Types and declaration
Enumerated Data Types
Relational, Logical, Arithmetic Operators
Signal and Variables, Constants
Process Statement
Concurrent Statements
When-else, With-select
Sequential Statement
If-then-else, Case
Slicing and Concatenation
Loop Statements
Delta Delay Concept
Arrays, Memory Modeling, FSM
Writing Procedures
Writing Functions
Behavioral / RTL Coding
Operator Overloading
Structural Coding
Component declarations and installations
Generate Statement
Configuration Block
Libraries, Standard packages
Local and Global Declarations
Package, Package body
Writing Test Benches
Assertion based verification
Files read and write operations
Code for complex FPGA and ASICs
Generics and Generic maps


This Training introduces students to the basics and advanced version of Verilog Hardware Description Language. The
course content includes Introduction to Verilog, Hierarchy, and Modelling Structures, Syntax, Lexical Conventions,
Data Types, and Memories, Expressions and Simulation Mechanics, Gate Level Modelling, Behavioral and Register
Transfer Level Modelling, Advanced Features, Coding Style, Debugging Verilog Models, and The Programming
Language Interface.

Language introduction
Levels of abstraction
Module, Ports types and declarations
Registers and nets, Arrays
Identifiers, Parameters
Relational, Arithmetic, Logical, Bit-wise shift Operators
Writing expressions
Behavioral Modeling
Structural Coding
Continuous Assignments
Procedural Statements
Always, Initial Blocks, begin ebd, fork join
Blocking and Non-blocking statements
Operation Control Statements
If, case
Loops: while, for-loop, for-each, repeat
Combination and sequential circuit designs
Memory modeling,, state machines
CMOS gate modeling
Writing Tasks
Writing Functions
Compiler directives
Conditional Compilation
System Tasks
Gate level primitives
User defined primitives
Delays, Specify block
Testbenchs, modeling, timing checks
Assertion based verification
Code for synthesis
Advanced topics
Writing reusable code

System Verilog:-

Introduction to System Verilog
System Verilog Declaration spaces
System Verilog Literal Values and Built-in Data Types
System Verilog User-Defined and Enumerated Types
System Verilog Arrays, Structures and Unions
System Verilog Procedural Blocks, Tasks and Function
System Verilog Procedural Statements
Modelling Finite State Machines with System Verilog
System Verilog Design Hierarchy
System Verilog Interfaces
Behavioral and Transaction Level Modelling

FPGA Flow:-

Re-configurable Devices, FPGA/CPLD
Architectures of XILINX, ALTERA Devices
Designing with FPGAs
FPGA and its Design Flows
Architecture based coding
Efficient resource utilization
Constrains based synthesis
False paths and multi cycle paths
UCF file creation
Timing analysis/Floor Planning
Place and route/RPM
Back annotation, Gate level simulation, SDF Format
Writing Scripts
Hands on experience with industry Standard Tools

ASIC Flow:-

Projects: As a part of course 2 mini projects and 1 major project
EDA Tools / CAD Flow for IC Design
Simulation/Synthesis using ASIC libraries
Clock Tree Synthesis
False paths / Multi cycle paths / Critical paths
Design for Testability (DFT)
Scan Insertion / Types of Scan
Fault Models
Logic BIST, Memory BIST, ATGP, Boundary Scan
Pattern Compression
Scan Diagnostics
Layout Design

Placing and Routing
LVS/DRC/OPC/Physical verification
Diagnosis, DFM, Yield Analysis
SOC Design and Trade-offs
Future Trends and challenges
ASIC Case Studies

Course NameCourse TypeStartsLength
Introduction to modo 701Graphic Design and 3D01-03-20143 months
Become self marketerMarketing03-03-20142 lessons
How to find long term customersMarketing06-03-20141 month
Neuroscience and the futureScience21-03-20143 weeks
History in complex viewHistory and Psychology06-04-20141 lesson
Become self marketerMarketing03-03-2014>2 lessons
How to find long term customersMarketing06-03-20141 month
Neuroscience and the futureScience21-03-20143 weeks
History in complex viewHistory and Psychology06-04-20141 lesson